

# 4-Mbit (256K × 16) Static RAM

#### **Features**

■ Very high speed: 45 ns

■ Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V

■ Ultra low standby power

Typical Standby current: 1 μA

Maximum Standby current: 7 μA

■ Ultra low active power

□ Typical active current: 2 mA at f = 1 MHz

■ Easy memory expansion with CE and OE features

■ Automatic power down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Available in Pb-free 44-pin thin small outline package (TSOP) II package

#### **Functional Description**


The CY62146ESL is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery  $\mathsf{Life^{\intercal M}}$  (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (CE HIGH). The input and output pins (I/O $_0$  through I/O $_1$ s) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) or during a write operation (CE LOW and WE LOW).

 $\overline{\text{To w}}$  rite to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte Low Enable  $\overline{(BLE)}$  is LOW, then data from I/O pins  $\overline{(I/O_0)}$  through I/O<sub>7</sub> is written into the location specified on the address pins  $\overline{(A_0)}$  through A<sub>17</sub>). If Byte High Enable  $\overline{(BHE)}$  is LOW, then data from I/O pins  $\overline{(I/O_8)}$  through I/O<sub>15</sub>) is written into the location specified on the address pins  $\overline{(A_0)}$  through A<sub>17</sub>).

To read from the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O $_{10}$  to I/O $_{10}$ . If Byte High Enable (BHE) is LOW, then data from memory appears on I/O $_{10}$  to I/O $_{10}$ . See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.

## **Logic Block Diagram**



Cypress Semiconductor Corporation Document Number: 001-43142 Rev. \*G

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised March 10, 2016





## Contents


Pin Configurations	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	12
Package Diagram	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	16



## **Pin Configurations**

Figure 1. 44-pin TSOP II pinout (Top View) [1]



## **Product Portfolio**

							Power Di	ssipation			
Product		Range	V <sub>CC</sub> Range (V) <sup>[2]</sup>	Speed	Operating I <sub>CC</sub> , (mA)				Standby L. (uA)		
	Floudet	ixalige	vcc ixalige (v) · ·	(ns)	f = 1MHz		f = f <sub>max</sub>		— Standby, I <sub>SB2</sub> (μA)		
					<b>Typ</b> [3]	Max	<b>Typ</b> [3]	Max	<b>Typ</b> [3]	Max	
	CY62146ESL	Industrial	2.2 V-3.6 V and 4.5 V-5.5 V	45	2	2.5	15	20	1	7	

#### Notes

- 1. NC pins are not connected on the die.
- No pins are not connected on the die.
   Datasheet specifications are not guaranteed for V<sub>CC</sub> in the range of 3.6 V to 4.5 V.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V, and V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ......-65 °C to +150 °C Ambient temperature with Supply voltage to ground potential .....-0.5 V to 6.0 V DC voltage applied to outputs in High Z State  $^{[4,\ 5]}$  .....-0.5 V to 6.0 V DC input voltage [4, 5] .....-0.5 V to 6.0 V

Output current into outputs (LOW)	20 mA
Static discharge voltage	
(MIL-STD-883, Method 3015)	>2001 V
Latch up current	>200 mA

## **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[6]</sup>
CY62146ESL	Industrial	–40 °C to +85 °C	2.2 V–3.6 V, and 4.5 V–5.5 V

#### **Electrical Characteristics**

Over the Operating Range

Davamatav	December 1	Took Counditions		I I mit		
Parameter	Description	Test Conditions	Min	Typ <sup>[7]</sup>	Max	Unit
V <sub>OH</sub>	Output high voltage	$2.2 \le V_{CC} \le 2.7$ $I_{OH} = -0.1 \text{ mA}$	2.0	_	_	V
		$2.7 \le V_{CC} \le 3.6$ $I_{OH} = -1.0 \text{ mA}$	2.4	_	-	
		$4.5 \le V_{CC} \le 5.5$ $I_{OH} = -1.0 \text{ mA}$	2.4	_	_	
$V_{OL}$	Output low voltage	$2.2 \le V_{CC} \le 2.7$ $I_{OL} = 0.1 \text{ mA}$	_	_	0.4	V
		$2.7 \le V_{CC} \le 3.6$ $I_{OL} = 2.1 \text{mA}$	_	_	0.4	
		$4.5 \le V_{CC} \le 5.5$ $I_{OL} = 2.1 \text{mA}$	_	_	0.4	
V <sub>IH</sub>	Input high voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7	1.8	_	V <sub>CC</sub> + 0.3	V
		2.7 ≤ V <sub>CC</sub> ≤ 3.6	2.2	_	V <sub>CC</sub> + 0.3	
		4.5 ≤ V <sub>CC</sub> ≤ 5.5	2.2	_	V <sub>CC</sub> + 0.5	
V <sub>IL</sub>	Input low voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7	-0.3	_	0.6	V
		2.7 ≤ V <sub>CC</sub> ≤ 3.6	-0.3	_	0.8	
		$4.5 \le V_{CC} \le 5.5$	-0.5	_	0.8	
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	-1	_	+1	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled	-1	_	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$f = f_{max} = 1/t_{RC}$ $V_{CC} = V_{CCmax}$	-	15	20	mA
		f = 1 MHz	-	2	2.5	
I <sub>SB1</sub> <sup>[8]</sup>	Automatic CE Power down Current – CMOS Inputs	$eq:continuous_continuous$	_	1	7	μА
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE Power down Current – CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},$ $f = 0, V_{CC} = V_{CC(max)}$	_	1	7	μА

#### Notes

- Notes
  4. V<sub>IL</sub>(min) = -2.0V for pulse durations less than 20 ns.
  5. V<sub>IH</sub>(max) = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
  6. Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.
  7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V, and V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.
  8. Chip enable (CE) must be HIGH at CMOS level to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



## Capacitance


Parameter [9]	Description	n Test Conditions		Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

## **Thermal Resistance**

Parameter [9]	Description	Test Conditions	TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	57.92	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		17.44	°C/W

## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameter	2.5 V	3.0 V	5.0 V	Unit
R1	16667	1103	1800	Ω
R2	15385	1554	990	Ω
R <sub>TH</sub>	8000	645	639	Ω
V <sub>TH</sub>	1.20	1.75	1.77	V

#### Note

<sup>9.</sup> Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[10]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.5	-	-	V
I <sub>CCDR</sub> <sup>[11]</sup>	Data retention current	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.2 \text{ V},$ $V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V or}$ $V_{\text{IN}} \le 0.2 \text{ V}$	-	1	7	μА
t <sub>CDR</sub> <sup>[12]</sup>	Chip deselect to data retention time		0	_	-	ns
t <sub>R</sub> [13]	Operation recovery time		45	-	-	ns

## **Data Retention Waveform**

Figure 3. Data Retention Waveform



<sup>10.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V, and V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

11. Chip enable (CE) must be HIGH at CMOS level to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

12. Tested initially and after any design or process changes that may affect these parameters.

13. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 µs or stable at V<sub>CC(min)</sub> ≥ 100 µs.



## **Switching Characteristics**

Over the Operating Range

Parameter [14, 15]	Description	45	45 ns		
Parameter [11, 10]	Description	Min	Max	Unit	
Read Cycle		<u> </u>		•	
t <sub>RC</sub>	Read cycle time	45	_	ns	
t <sub>AA</sub>	Address to data valid	-	45	ns	
t <sub>OHA</sub>	Data hold from address change	10	_	ns	
t <sub>ACE</sub>	CE LOW to data valid	_	45	ns	
t <sub>DOE</sub>	OE LOW to data valid	_	22	ns	
t <sub>LZOE</sub>	OE LOW to Low Z [16]	5	_	ns	
t <sub>HZOE</sub>	OE HIGH to High Z [16, 17]	_	18	ns	
t <sub>LZCE</sub>	CE LOW to Low Z [16]	10	_	ns	
t <sub>HZCE</sub>	CE HIGH to High Z [16, 17]	-	18	ns	
t <sub>PU</sub>	CE LOW to power up	0	_	ns	
t <sub>PD</sub>	CE HIGH to power down	-	45	ns	
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	22	ns	
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z [16]	5	_	ns	
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z [16, 17]	_	18	ns	
Write Cycle [18, 19	9]	·			
t <sub>WC</sub>	Write cycle time	45	_	ns	
t <sub>SCE</sub>	CE LOW to write end	35	_	ns	
t <sub>AW</sub>	Address setup to write end	35	_	ns	
t <sub>HA</sub>	Address hold from write end	0	_	ns	
t <sub>SA</sub>	Address setup to Write Start	0	_	ns	
t <sub>PWE</sub>	WE pulse width	35	_	ns	
t <sub>BW</sub>	BLE/BHE LOW to write end	35	_	ns	
t <sub>SD</sub>	Data Setup to write end	25	_	ns	
t <sub>HD</sub>	Data Hold from write end	0	_	ns	
t <sub>HZWE</sub>	WE LOW to High Z [16, 17]	_	18	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z [16]	10	_	ns	

<sup>Notes
14. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
15. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified loL/lo<sub>H</sub> as shown in the Figure 2 on page 5.
16. At any temperature and voltage condition, thzCe is less than t<sub>LZCE</sub>, thzBe is less than t<sub>LZDE</sub>, thzBe is less than t<sub>LZDE</sub>, thzBe. and thzWe transitions are measured when the outputs enter a high-impedance state.
17. thzOe, thzDe, thzBe, and thzWe transitions are measured when the outputs enter a high-impedance state.
18. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>|L</sub>, BHE, BLE or both = V<sub>|L</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
19. The minimum write cycle time for Write Cycle No. 4 (WE Controlled, OE LOW) is the sum of thzwe and tsD.</sup> 



## **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [20, 21]





Figure 5. Read Cycle No. 2 (OE Controlled) [21, 22]



<sup>20.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ . 21. WE is HIGH for read cycle.

<sup>22.</sup> Address valid before or similar to  $\overline{CE}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



## Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (WE Controlled) [23, 24]





Figure 7. Write Cycle No. 2 (CE Controlled) [23, 24]



#### Notes

<sup>23.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold liming must be referenced to the edge of the signal that terminates the write.

24. If CE goes HIGH simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.

25. During this period, the I/Os are in output state. Do not apply input signals.



## Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (BHE/BLE Controlled) [26]





Figure 9. Write Cycle No. 4 (WE Controlled, OE LOW) [28]



<sup>26.</sup> If CE goes HIGH simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.

27. During this period, the I/Os are in output state. Do not <u>apply</u> input sig<u>nal</u>s.

28. The minimum write cycle time for Write Cycle No. 4 (WE Controlled, OE LOW) is the sum of thzwe and tsd.



## **Truth Table**

<b>CE</b> [29]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	Χ	Х	Н	Н	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Η	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Χ	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z	Write	Active (I <sub>CC</sub> )


Note
29. Chip enable must be at CMOS levels (not floating). Intermediate voltage levels on this pin is not permitted.



## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram		Operating Range
45	CY62146ESL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	Industrial


## **Ordering Code Definitions**





## **Package Diagram**

Figure 10. 44-pin TSOP Z44-II Package Outline, 51-85087





## **Acronyms**

Acronym	Description				
BHE	Byte High Enable				
BLE	Byte Low Enable				
CE	Chip Enable				
CMOS	Complementary Metal Oxide Semiconductor				
I/O	Input/Output				
OE	Output Enable				
SRAM	Static Random Access Memory				
TSOP	Thin Small Outline Package				
VFBGA	Very Fine-Pitch Ball Grid Array				
WE	Write Enable				

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
ns	nanosecond			
Ω	ohm			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Document Title: CY62146ESL MoBL <sup>®</sup> , 4-Mbit (256K × 16) Static RAM Document Number: 001-43142						
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
**	1875228	See ECN	VKN / AESA	New data sheet.		
*A	2944332	06/04/2010	VKN	Added Contents Updated Electrical Characteristics: Added Note 8 and referred the same note in I <sub>SB2</sub> parameter. Updated Truth Table: Added Note 29 and referred the same note in CE column. Updated Package Diagram. Added Sales, Solutions, and Legal Information.		
*B	3109186	12/13/2010	PRAS	Changed Table Footnotes to Footnotes. Added Ordering Code Definitions.		
*C	3296704	06/29/2011	RAME	Updated Functional Description: Removed reference to AN1064 SRAM system guidelines. Updated Electrical Characteristics: Updated Note 8 (Added I <sub>SB1</sub> ) and referred the same note in I <sub>SB1</sub> parameter. Updated Capacitance: Added Note 9 and referred the same note in parameter column. Updated Thermal Resistance: Added Note 9 and referred the same note in parameter column. Updated Data Retention Characteristics: Added Note 11 and referred the same note in I <sub>CCDR</sub> parameter. Changed minimum value of t <sub>R</sub> parameter from t <sub>RC</sub> to 45 ns. Updated Switching Characteristics: Moved Note 14 to parameter column. Added Units of Measure.		
*D	3903350	02/13/2013	MEMJ	Updated Switching Waveforms: Updated Figure 6 (Removed OE signal). Updated Figure 7 (Removed OE signal). Removed the Note "Data I/O is high impedance if OE = V <sub>IH</sub> ." and its reference in Figure 6, Figure 7. Removed the figure "Write Cycle 3: WE controlled, OE LOW". Updated Figure 8 (Removed "OE LOW" in caption only). Updated Package Diagram: spec 51-85087 – Changed revision from *C to *E.		
*E	4100920	08/21/2013	VINI	Updated Switching Characteristics: Added Note 14 and referred the same note in "Parameter" column. Updated to new template.		
*F	4576406	01/16/2015	VINI	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Switching Characteristics: Added Note 19 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Figure 9. Added Note 28 and referred the same note in Figure 9.		
*G	5169392	03/10/2016	VINI	Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Changed value of $\Theta_{JA}$ parameter from 77 °C/W to 57.92 °C/W. Changed value of $\Theta_{JC}$ parameter from 13 °C/W to 17.44 °C/W. Updated to new template. Completing Sunset Review.		



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

**USB Controllers** 

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

### PSoC® Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

Technical Support cypress.com/support

© Cypress Semiconductor Corporation 2008–2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and the countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system (only deause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-43142 Rev. \*G